

Silicon N-Channel Power MOSFET

General Description :

HMK44N100, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-247PLUS, which accords with the RoHS standard.

Features :

- Fast Switching
- ESD Improved Capability
- Low Gate Charge
- Low Reverse transfer capacitances
- 100% Single Pulse avalanche energy Test

Applications:



- Power switch circuit of PC POWER

Absolute (Tc=25°C unless otherwise specified) :

Symbol	Parameter	Rating	Units
V _{DSS}	Drain-to-Source Voltage	1000	V
I _D	Continuous Drain Current	44	A
	Continuous Drain Current T _C =100 °C	32	A
I _{DM} ^{a1}	Pulsed Drain Current (Pulse Width Limited by T _{JM})	110	A
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy	4	J
E _{AR} ^{a1}	Avalanche Energy ,Repetitive	500	mJ
I _{AR} ^{a1}	Avalanche Current	44	A
dv/dt ^{a2}	Peak Diode Recovery dv/dt	5.0	V/ns
P _D	Power Dissipation	1560	W
	Derating Factor above 25°C	12.48	W/°C
T _J , T _{stg}	Operating Junction and Storage Temperature Range	150 , -55 to 150	°C
T _L	Maximum Temperature for Soldering	300	°C

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

V _{DSS} (T _C =150°C)	1000	V
I _D	44	A
P _D (T _C =25°C)	1560	W
R _{DS(ON)MAX}	220	mΩ



Thermal Characteristics

Symbol	Parameter	Rating	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.08	°C/ W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	25	°C/ W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified) :

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	1000	--	--	V
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=1000V, V_{GS}=0V, T_a=25^\circ\text{C}$	--	--	20	μA
		$V_{DS}=800V, V_{GS}=0V, T_a=125^\circ\text{C}$	--	--	2000	
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30V$	--	--	200	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30V$	--	--	-200	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=22A$	--	--	220	m Ω
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2.5	--	4.5	V
g_{fs}	Forward Trans conductance	$V_{DS}=20V, I_D=22A$	--	45	--	S

Pulse width < 380 μ s; duty cycle < 2%.

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
C_{iss}	Input Capacitance	$V_{GS}=0V, V_{DS}=25V$ $f=1.0\text{MHz}$	--	14500	--	pF
C_{oss}	Output Capacitance		--	1100	--	
C_{rss}	Reverse Transfer Capacitance		--	108	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=22A, V_{DD}=500V$ $V_{GS}=10V, R_g=0.5\Omega$	--	50	--	ns
t_r	Rise Time		--	32	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	70	--	
t_f	Fall Time		--	31	--	
Q_g	Total Gate Charge	$I_D=22A, V_{DD}=500V$ $V_{GS}=10V$	--	295	--	nC
Q_{gs}	Gate to Source Charge		--	76	--	
Q_{gd}	Gate to Drain ("Miller") Charge		--	120	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_{SD}	Continuous Source Current (Body Diode)		--	--	44	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	110	A
V_{SD}	Diode Forward Voltage	$I_S=22A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=22A, T_j=25^\circ C$	--	180	--	ns
Q_{rr}	Reverse Recovery Charge	$dI_F/dt=100A/\mu s,$ $V_{GS}=0V$	--	3.1	--	μC

a1 : Repetitive rating; pulse width limited by maximum junction temperature

a2 : $I_{SD}=22A, di/dt \leq 100A/\mu s, V_{DD} \leq BV_{DS},$ Start $T_j=25^\circ C$

Characteristics Curve :









Fig. 7. Input Admittance




Fig. 8. Transconductance




Fig. 9. Forward Voltage Drop of Intrinsic Diode




Fig. 10. Gate Charge




Fig. 11. Capacitance




Fig. 12. Forward-Bias Safe Operating Area




Fig. 13. Maximum Transient Thermal Impedance

