



H2M080120P

Silicon Carbide MOSFET
N-CHANNEL ENHANCEMENT MODE

Features

- Low On-Resistance and High Current Density
- Low Capacitance for High Frequency Operation
- Ultra-high Avalanche Ruggedness
- Positive Temperature Coefficient Device
- RoHS Compliant and Halogen Free

Benefits

- Higher System Efficiency
- Increase Parallel Device Convenience
- Capable of 175°C High T_j Application
- Allow High Frequency Operation
- Realize Compact and Lightweight Systems

Applications

- Switching Mode Power Supply
- DC/DC Converters, UPS, and PFC
- EV Charging Station
- Motor Drives
- Power Inverters
- Solar/Wind Renewable Energy

Absolute Maximum Ratings ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Value	Unit
Drain – Source Voltage	$V_{DS, max}$	$V_{GS}=0V, I_{DS}=100\mu A$	1200	V
Continuous Drain Current	I_D	$V_{GS}=20V, T_c=25^\circ\text{C}$	33	A
		$V_{GS}=20V, T_c=110^\circ\text{C}$	24	
Pulse Drain Current	$I_{D, pulse}$	t_{PW} limitation per Fig.15	81	
Power Dissipation	P_D	$T_c=25^\circ\text{C}$	224	W
Recommend Gate Source Voltage	$V_{GS, op}$	Static, recommended DC operating values	-5 to 20	V
Maximum Gate Source Voltage	$V_{GS, max}$	Transient operating limit (AC $f > 1\text{Hz}$, duty cycle $< 1\%$)	-10 to 25	
Junction & Storage Temperature	T_j, T_{stg}		-55 to 175	$^\circ\text{C}$
Soldering Temperature	T_L		260	
Mounting Torque	M_D	M3 or 6-32 screw	1.0	Nm


Thermal Resistance

Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal Resistance, Junction to Case	$R_{\theta, JC}$		0.67		$^\circ\text{C/W}$

Product Summary

V_{DS}	1200V
$I_D(@25^\circ\text{C})$	33A
$R_{DS(on)}$	80mΩ

Circuit Diagram



Part Number	Package	Marking
H2M080120P	TO-247-3L	H2M080120P

Description

The H2M080120P 1200V, 80m Ω silicon carbide power MOSFET is an N-channel enhancement mode device. Exploiting the outstanding wide bandgap material properties, this device shows high current density and great switching behavior. Thanks for the excellent thermal conductivity and many advantages of SiC, this device significantly improved in thermal capability and temperature independent switching behavior.

Electrical Characteristics (T_c = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _{DS} =100μA	1200			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =10V, I _{DS} =20mA	1.5	3	4.5	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =1200V, V _{GS} =0V		<1	50	μA
		V _{DS} =1200V, V _{GS} =0V T _j =175°C		10		
Gate-Source Leakage Current	I _{GSS}	V _{GS} =20V, V _{DS} =0V			250	nA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} =20V, I _{DS} =15A		80	110	mΩ
		V _{GS} =20V, I _{DS} =15A, T _j =175°C		134		
Transconductance	g _{fs}	V _{DS} =9.8V, I _{DS} =15A		6.5		S
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =800V f=1MHz, V _{AC} =25mV		2644		pF
Output Capacitance	C _{oss}			85		
Reverse Transfer Capacitance	C _{rss}			8		
Effective Output Capacitance, Energy Related	C _{o(er)}	V _{GS} =0V, V _{DS} =0 to 800V		202		pF
Effective Output Capacitance, Time Related	C _{o(tr)}	I _D =const., V _{GS} =0V, V _{DS} =0 to 800V		146		
Turn On Delay Time	t _{d(on)}	V _{DS} =800V, V _{GS} =-5/+20V, I _D =20A, R _L =40Ω, R _{G(ext)} = 2.7 Ω		28		ns
Rise Time	t _r			64		
Turn Off Delay Time	t _{d(off)}			60		
Fall Time	t _f			26.4		
C _{oss} Stored Energy	E _{oss}	V _{GS} =0V, V _{DS} =800V f=1MHz, V _{AC} =25mV		33		μJ
Turn-on Switching Energy	E _{on}	V _{DS} =800V, V _{GS} =-5/+20V, I _D =20A,		22*		
Turn-off Switching Energy	E _{off}	R _{G(ext)} = 2.7 Ω		22*		
Internal Gate Resistance	R _{G(int.)}	f=1MHz, V _{AC} =25mV		0.75		Ω

*Based on the results of calculation, note that the energy loss caused by the reverse recovery of free-wheeling diode is not included in E_{on}.

Built-in SiC Diode Characteristics (T_c = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Typ.	Unit
Inverse Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _{SD} =5A	3	V
Continuous Diode Forward Current	I _S	V _{GS} =0V, T _c =25°C	36	A
Reverse Recovery Time	t _{rr}	V _{GS} =0V,	50	ns
Reverse Recovery Charge	Q _{rr}	I _{SD} =20A, V _{DS} =400V, di/dt=300A/μs	81	nC
Peak Reverse Recovery Current	I _{rrm}		3.2	A

Gate Charge Characteristics (T_c = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Value	Unit
Gate to Source Charge	Q _{GS}	V _{DS} =800V, V _{GS} =-5/+20V, I _D =20A	57	nC
Gate to Drain Charge	Q _{GD}		23	
Total Gate Charge	Q _G		131	
Gate plateau voltage	V _{pl}		9.9	V

Typical Device Performance




Fig.1 Forward Output Characteristics at $T_j = 25^\circ\text{C}$




Fig.2 Forward Output Characteristics at $T_j = 175^\circ\text{C}$




Fig.3 On-Resistance vs. Drain Current for Various T_j




Fig.4 Transfer Characteristics for Various T_j




Fig.5 On-Resistance vs. Gate Voltage for Various T_j




Fig.6 On-Resistance vs. Temperature for Various Gate Voltage

Typical Device Performance




Fig. 7 Normalized On-Resistance vs. Temperature




Fig. 8 Reverse Output Characteristics at $T_j = 25^\circ\text{C}$




Fig. 9 Reverse Output Characteristics at $T_j = 175^\circ\text{C}$




Fig. 10 Capacitances vs. Drain to Source Voltage




Fig. 11 Threshold Voltage vs. Temperature




Fig. 12 Output Capacitor Stored Energy

Typical Device Performance




Fig.13 Maximum Power Dissipation Derating vs. Case Temperature




Fig.14 Drain Current Derating vs. Case Temperature




Fig.15 Safe Operating Area




Fig.16 Gate Charge Characteristics




Fig.17 Clamped Inductive Switching Energy vs. Drain Current




Fig.18 Clamped Inductive Switching Energy vs. External Gate Resistor ($R_{G(ext.)}$)

Typical Device Performance




Fig.19 Schematic of Resistive Switching




Fig.20 Switching Times Definition






Fig.21 Transient Junction to Case Thermal Impedance

Package Dimensions



SYMBOL	DIMENSIONS			Note
	Min.	Typ.	Max.	
A	4.83	5.02	5.21	
A1	2.29	2.41	2.55	
A2	1.50	2.00	2.49	
b	1.12	1.20	1.33	
b1	1.12	1.20	1.28	
b2	1.91	2.00	2.39	6
b3	1.91	2.00	2.34	
b4	2.87	3.00	3.22	6, 8
b5	2.87	3.00	3.18	
c	0.55	0.60	0.69	6
c1	0.55	0.60	0.65	
D	20.80	20.95	21.10	4
D1	16.25	16.55	17.65	5
D2	0.51	1.19	1.35	
E	15.75	15.94	16.13	4
E1	13.46	14.02	14.16	5
E2	4.32	4.91	5.49	3
e	5.44 BSC			
L	19.81	20.07	20.32	
L1	4.10	4.19	4.40	6
ϕP	3.56	3.61	3.65	7
$\phi P1$	7.19 REF.			
Q	5.39	5.79	6.20	
S	6.04	6.17	6.30	